RISC-V HPC II 2023 : Second International workshop on RISC-V for HPC
RISC-V HPC II 2023 : Second International workshop on RISC-V for HPC

RISC-V HPC II 2023 : Second International workshop on RISC-V for HPC

Event Date: November 13, 2023 - November 13, 2023
Submission Deadline: August 18, 2023
Notification of Acceptance: September 08, 2023
Camera Ready Version Due: September 29, 2023

Call for Papers


Second International workshop on RISC-V for HPC (RISC-V HPC)

Held in conjunction with SC23 on 13th November 2023

Submission deadline: Extended to 18th August 2023 (AoE)
Author Notification: 8th September 2023
Camera ready papers: 29th September 2023

This workshop will be held in conjunction with SuperComputing 2023, in Denver on the afternoon of Monday 13th November 2023

RISC-V is an open standard Instruction Set Architecture (ISA) which enables the royalty free development of CPUs and a common software ecosystem to be shared across them. Following this community driven ISA standard, a very diverse set of CPUs have been, and continue to be, developed which are suited to a range of workloads. Whilst RISC-V has become very popular already in some fields, and in 2022 the ten billionth RISC-V core was shipped, to date it has yet to gain traction in HPC.

The goal of this workshop is to continue building the community of RISC-V in HPC, sharing the benefits of this technology with domain scientists, tool developers, and supercomputer operators. There are numerous potential advantages that RISC-V can provide to HPC and, assuming the significant rate of growth of this technology to date continues, as we progress further into the decade it is highly likely that RISC-V will become more relevant and widespread for HPC workloads. Furthermore, recent advances in RISC-V make it a more realistic proposition for HPC workloads than ever before. An example of this is vectorisation extension which provides important performance advantages for HPC workloads but was only standardised in early 2022, and-so we are only now seeing mature CPUs that fully implement this.

The open and standardised nature of RISC-V means that the large, and growing community, can be involved in shaping the standard and tooling. This is important from two perspectives, firstly it is our opportunity in the HPC community to help shape the future of RISC-V to ensure that it is suitable for the next generation of supercomputers. Secondly, whilst there are a wide variety of RISC-V CPUs currently available, the standard nature of the tooling means that very often the same software ecosystem comprising the compiler, operating system, and libraries will run across these whilst requiring few changes.

This workshop aims to bring together those already looking to popularise RISC-V in the field of HPC with the supercomputing community at-large. By sharing benefits of the architecture, success stories, and techniques we hope to further popularise the technology and increase involvement by the community.

Call for papers and workshop topics

We invite submissions of high-quality, original research results and works-in-progress on RISC-V with a general connection to HPC. Topics of interest for this workshop include (but are not limited to):

* Example use-cases and case-studies that use RISC-V
* Lessons learnt from leveraging RISC-V in HPC
* Industry papers exploring the use of RISC-V
* The porting of codes to RISC-V
* Novel hardware and accelerators built upon RISC-V
* Tools and techniques to aid in the use of RISC-V for HPC
* Developments in HPC libraries to port them to RISC-V
* Enhancements to RISC-V to make the architecture more suited for HPC
* Compiler and runtime support for RISC-V
* The RISC-V ecosystem
* Future gazing how RISC-V might evolve the HPC community
* And anything else related to RISC-V and HPC!

Paper submission details

Authors are invited to submit unpublished, original work, and accepted papers will appear in the SC workshop proceedings published by the ACM. Papers should be between 6 and 10 pages long where the page count includes references and figures. All papers should be submitted via Linklings and the URL is available from the workshop website.

All papers should be formatted using the new ACM proceedings templates and the CCS2012 guide, these are available templates/proceedings-template.html/

See for further details and submission instructions

Organising committee

* Nick Brown (EPCC at the University of Edinburgh)
* John Davis (Barcelona Supercomputing Centre)
* John Leidel (Tactical Computing Labs)
* Andy Gothard (Siemens)
* Michael Wong (Codeplay)

Programme committee
* Oliver Perks (Rivos)
* Unsal Osman (BSC)
* Maurice Jamieson (EPCC)
* Ruyman Reyes (Codeplay)
* Luis Plana (BSC)
* Joseph Lee (EPCC)
* Luc Berger-Vergait (Sandia National Laboratories)
* Teresa Cervero (BSC)
* Chris Taylor (Tactical Computing Labs)


RISC-V HPC II 2023 : Second International workshop on RISC-V for HPC will take place in Denver. It’s a 1 day event starting on Nov 13, 2023 (Monday) and will be winded up on Nov 13, 2023 (Monday).

RISC-V HPC II 2023 falls under the following areas: RISC-V, HPC, SUPERCOMPUTING, NOVEL HARDWARE, etc. Submissions for this Workshop can be made by Aug 18, 2023. Authors can expect the result of submission by Sep 8, 2023. Upon acceptance, authors should submit the final version of the manuscript on or before Sep 29, 2023 to the official website of the Workshop.

Please check the official event website for possible changes before you make any travelling arrangements. Generally, events are strict with their deadlines. It is advisable to check the official website for all the deadlines.

Other Details of the RISC-V HPC II 2023

  • Short Name: RISC-V HPC II 2023
  • Full Name: Second International workshop on RISC-V for HPC
  • Timing: 09:00 AM-06:00 PM (expected)
  • Fees: Check the official website of RISC-V HPC II 2023
  • Event Type: Workshop
  • Website Link:
  • Location/Address: Denver

Credits and Sources

[1] RISC-V HPC II 2023 : Second International workshop on RISC-V for HPC

Check other Conferences, Workshops, Seminars, and Events


RISC-V PPAM 2024: First PPAM Workshop on RISC-V
Ostrava, Czechia
Sep 9, 2024
RISC-V HPC 2024: Fourth International workshop on RISC-V for HPC
Hamburg, Germany
May 16, 2024
RISCV-HPCAsia 2024: Third International workshop on RISC-V for HPC
Nagoya, Japan
Jan 25, 2024


HiPEAC 2025: HiPEAC 2025 : HiPEAC 2025: The 20th International Conference on High Performance, Edge And Cloud computing
Jan 1, 2025
HPCA-PhS 2024: Sixth Minisymposium on HPC Applications in Physical Sciences
Ostrava, Czechia
Sep 8, 2024
MHPC-IM 2024: Minisymposium on High Performance Computing Interval Methods
Ostrava, Czechia
Sep 8, 2024
RISC-V PPAM 2024: First PPAM Workshop on RISC-V
Ostrava, Czechia
Sep 9, 2024
ITADATA 2024: The 3rd Italian Conference on Big Data and Data Science
Pisa, Italy
Sep 17, 2024


ICS 2024: International Conference on Supercomputing
Kyoto University
Jun 4, 2024
RISCV-HPCAsia 2024: Third International workshop on RISC-V for HPC
Nagoya, Japan
Jan 25, 2024
HMEM 2023: 4th Workshop on Heterogeneous Memory Systems
Denver, CO, USA
Nov 17, 2023
3rdHBPWSICTHPC 2019: 3rd HBP Curriculum Workshop Series – High Performance Computing for Neuroscience: Hands-on Introduction to Supercomputing Usage, Tools and Applications
Jülich, Germany
Jul 9, 2019